ABSTRACT In this paper, InAs/GaSb nanowire tunnel field-effect transistors (TFETs) are studied theoretically and experimentally. A 2-band 1-D analytic tunneling model is used to calculate the on-and off-current levels of nanowire TFETs with staggered source/channel band alignment. Experimental results from lateral InAs/GaSb are shown, as well as first results on integration of vertical InAs/GaSb nanowire TFETs on Si substrates.
I. INTRODUCTION
Tunneling Field-Effect Transistors (TFETs) are among the most promising devices for achieving very low power operation, due to the possibility to achieve a steep inverse sub threshold slope below the thermionic limit of 60 mV/decade [1] , [2] .
Atomistic modeling has shown that TFETs potentially can outperform CMOS at low supply voltages [3] , [4] TFETs with inverse slopes below 60 mV/decade have been demonstrated in several geometries and material systems, although with low on-currents [2] , [5] .
To achieve a large on-current, material combinations with small effective tunneling mass, and narrow staggered or broken channel band gaps are needed [3] , [6] . Device operation is further enhanced through a very strong electrostatic gate coupling, for which the coaxial gate all around geometry is ideal. These points suggest a device design utilizing the 6.1Å III-V materials in a 1D nanowire geometry [7] . Broken or staggered bandgap InAs/AlGaSb TFETs have demonstrated high on-currents, although currently with larger subthreshold slopes [8] - [10] . In fact, the evolution of the III-V nanowire TFETs may be regarded as an extension of the III-V Metal-Oxide-Semiconductor FieldEffect Transistors in planar and non-planar geometries [11] . In this paper, we first present a simple analytic model for the current levels in staggered band gap 1D TFETs, based on the Wentzel-Kramers-Brillouin (WKB)-approximation. Status for InAs-GaSb TFET results will be presented, as well as recent experimental achievements demonstrating integration of vertical nanowire InAs/GaSb TFETs on Si substrates.
II. 1-D TUNNEL FET MODEL

A. ON-CURRENT
We describe the n-type TFET on-current in a 1D, single subband nanowire using the Landauer-Buttiker formalism as
where E v,s is the source valence subband edge, E c,c the channel conduction subband edge, T(E) the transmission probability describing the tunneling between the valence to the conduction band, E FS the source Fermi energy, and f 0 the Fermi-Dirac distribution function [2] . This is assuming that the drain voltage is large enough to suppress any back injection from the drain to the source. If the source is not degenerately doped, f 0 ≈ 1 inside the valence band of the source.
The allowed window for tunneling between source and drain is qV on , as shown in Fig. 1(b) . Using E v,s = 0 as the reference energy, we then obtain the approximate equation for I on . Due to quantization for narrow band gap nanowires, the relevant sub band edges and effective band gap will increase with reduced nanowire diameter [12] . To calculate the transmission probability T(E), the WKB approximation
is utilized, where the imaginary wave vector k x is obtained through the Kane 2-band k·p model [13] , where x 1 and x 2 are the classical turning points.
Assuming that the TFET is operating in the quantum capacitance limit with ideal electrostatics and ignoring any potential drop in the source, we can as shown in Fig. 1(b) approximate the electric field along the nanowire direction as
where λ is determined from Poisson's equation and approximately corresponds to the geometric length scale. As shown in Fig. 1(b) , E gc is the channel band gap and qV on is the shift in band edges due to the applied voltage, For a constant electric field, the 2-band model results in
For the heterojunction TFET, the classical turning x 1 is modified as indicated in Fig. 1(b) . We obtain the integration limits to x 2 = E gc /2qε and
, with E measured with respect to the valence band edge.
After integration, we obtain
where
accounts for the increased transmission due to the staggered band gap. Note that at tunneling energies E > E v , y s = −1 and T(E) becomes equal to the conventional homojunction transmission expression. For a broken band gap, y s = 1 and T(E) becomes unity. Equation 1 is numerically integrated using equations (3-5) to obtain the on-current for a staggered band gap system. on-current can be recovered by increase of the E v . The higher effective mass for thinner nanowires will also lead to a decreasing transmission due to a high tunneling mass in the channel, as visible in (4 [14] .
For small valence band offsets, the current decreases with respect to E v . This is due to the reduced built-in ε-field as shown in (3), which leads to a decreases in the on-current. A key finding here is thus that the magnitude of E v needs to be a substantial part of E gc to be beneficial. While simple, the calculated on-current corresponds well to the more advanced atomistic, self-consistent modeling for similar onbias conditions. For comparison, an I ON ≈ 100 µA/µm is obtained from tight binding calculations on a D = 5 nm InAs/GaSB TFET [4] , compared with 150 µA/µm from the WKB-model. For a D = 10 nm InAs/AlGaSb TFET, a 4-band k·p calculation reports I ON = 175 µA/µm [15] , whereas the WKB-model gives I ON = 210 µA/µm. This suggests that the WKB-model can be used to qualitative estimate the on-current in a very simple manner.
The band alignments for the InAs/GaSb system will vary with changing nanowire diameter. Fig. 2 (b) shows results from band structure calculations [12] , [16] as the nanowire diameter is varied. Quantization is stronger for InAs as compared with GaSb, mainly increasing the conduction band energy. A broken band gap is expected to exist for diameters larger than about 8 nm. At 5 nm, we expect E v = 0.18eV. For large diameters, E v can experimentally be changed to achieve E v > 0 through usage of an AlGaSb source or an In 1-x Ga x As channel.
B. OFF-CURRENT
In order to estimate the minimum off-current in the TFET, we also consider direct source-to-drain tunneling. Thermal diffusion current as well as drain-edge tunneling is thus ignored. For the direct tunneling, the potential barrier can here roughly be approximated as a square [13] , assuming λ is small compared to the gate length, resulting in an expression for the tunneling current as
where E is taken with respect to the top of the channel sub band, and E 1 and E 2 defines the tunneling window between the source valence band edge and drain conduction band edge. A low off-current thus requires larger E gc and m * , as well as a long L g . Fig. 3 shows the complete calculated current for a L g = 20 nm device with a D = 5nm InAs nanowire channel with E v = 0.18 eV, assuming that the valence and conduction band are aligned for V gs = 0 V. For V gs > 0, the current is dominated by tunneling through the staggered band, increasing strongly with increasing V GS while the direct source-to-drain tunneling remains almost constant, with a slight decrease at larger V GS . The largest contribution to the source-to-drain tunneling is from to carriers tunneling close to the channel conduction band edge, remaining constant at V GS > 0, whereas it is determined by the direct source-to-drain tunneling at lower V gs , since there is no overlap between the source and channel bands. Devices with long gate lengths should show similar on-currents as shorter devices, but with reduced source-to-drain leakage, as long as the charge transport in the InAs channel is not limiting the device performance.
C. TOTAL CURRENT
The off-state current can, for an ideal device, be reduced substantially below the 60mV/decade limit, with an oncurrent of ∼ 100 µA/µm at V DS = 0.3V. We also expect a very weak temperature dependence, mainly originating from the small change in band gap with temperature. Experimental III-V devices, often show an inverse subthreshold slope >> 60 mV/decade, with a clear temperature dependence in the off-current, indicating additional leakage currents.
D. PARASITIC EFFECTS
There are several factors increasing the off-current and subsequently the subthreshold swing for TFETs. For example, trap assisted tunneling [17] , [18] , interface defects [19] , phonon assisted tunneling [4] and band tails [20] all can contribute to excess off-current.
From a detailed balance analysis [17] , a simple expression for trap assisted tunneling current can be obtained as
where N T is the trap concentration, T T (E) the tunneling probability into a trap state from the source and E T the trap energy. If the trap density and tunneling probability is high enough, the off-current can be dominated by the trap 98 VOLUME 3, NO. 3, MAY 2015 assisted tunneling. The exact shape of I OFF then depends on the spatial positions for the traps within the transistor and their energy distribution, but in general the excess current leads to a degraded subthreshold swing. For short gate length nanowire TFETs, single traps can lead to degraded slopes [21] . A strong reduction in the concentration of traps is thus a key element to achieve sub 60 mV/decade operation. Interface traps also reduce the minimum subthreshold swing, due to the reduced band movement with respect to the applied gate voltage [19] . Standard MOS electrostatics yields 
III. LATERAL NANOWIRE TFETS
State-of-the-art all-III-V nanowire TFETs have been demonstrated using lateral GaSb/InAs(Sb) nanowires [9] . We here present an overview of our work on lateral III-V nanowires, as well as the first experimental results from integration of vertical InAs-GaSb nanowire TFETs on a Si substrate. Lateral nanowire devices are based on nanowires grown on a host substrate and then transferred to a device wafer. This allows for a higher flexibility in the nanowire growth, suitable to explore their transport properties. It is, however, a more difficult route to effective device integration.
A. FABRICATION
The nanowires were grown on GaAs substrates using randomly dispersed Au-aerosols as seed particles through the vapor-liquid-solid growth using Metal-Organic Chemical Vapor Deposition (MOCVD) [24] , by first growing a seed GaAs segment, followed by the GaSb source and finally the InAs channel and drain. The GaSb had a source doping ∼ N A = 10 18 − 10 19 cm −3 and the InAs channel doping was approximately 10 17 cm −3 . A neck was formed at the heterojuction by in-situ annealing that helped to constrict the current [25] . The nanowire diameter around the tunneling junction was 45 nm, at which the quantization effects are small. We thus expect this TFET to have a broken band gap, with band offset of about 0.2 eV. Device fabrication was performed by random dry transfer of nanowires from the GaAs substrate to a Si/SiO 2 wafer. Source and drain Ni-electrodes were formed by electron beam lithography (EBL) and thermal evaporation. An Al 2 O 3 /HfO 2 (10/70 cycles) high-k oxide (EOT∼1.8 nm) was deposited by atomic layer deposition (ALD). Ni-gate metal (Gate length ∼ 200 nm, with a 100 nm source overlap) was deposited through EBL and thermal evaporation, forming a device with a source overlap of 5 nm and an effective gate length of 290 nm. Fig. 4(a) shows a schematic illustration of the device. Fig. 4(b) shows the output characteristics, demonstrating Esaki like behavior with negative differential resistance (NDR) and a peak current density J peak = 90 kA/cm 2 in the reverse bias direction. Fig. 4(c) shows the measured transfer characteristics obtained at V DS = 0.1 V for temperatures between 4.2K to 300K. An temperature insensitive maximum on-current of I on = 30 µA/µm at V DS = 0.1 V was obtained, increasing to I on = 130 µA/µm at V DS = 0.3 V [9] . The high drive current capability is connected to the measured high current densities at reverse bias (3.4 MA/cm 2 at −0.5 V) for InAs/GaSb nanowire Esaki diodes following an optimization of the doping profile within the nanowires [26] .
B. ELECTRICAL RESULTS
The minimum inverse subthreshold slope is 300 mV/decade at room temperature and shows a temperature dependency, decreasing down to 17 mV/decade at T = 4.2 K. This is indicating that the off-current at room temperature is strongly limited by trap assisted tunneling. Growth optimization to reduce point defects, as well as an improvement in high-κ quality, are essential parts for achieving an improved subthreshold slope. The minimum off-current at low temperatures is limited by gate leakage.
IV. VERTICAL NANOWIRE TFETS ON SI SUBSTRATES
Large scale device applications for III-V TFETs require integration of the TFETs on Si substrates, as well as exact placement of the individual devices, which is difficult for the transfer process utilized for the lateral nanowire transistors. Direct or template guided nanowire growth on Si substrates have previously been demonstrated [27] , as well as InGaAs/Si-based TFETs [28] . In this paper, we use VLS-type nanowire growth on thin InAs buffer layers grown on (111) Si substrate [29] . A key benefit of this approach is that we avoid any barrier associated with the InAs/Si interface [30] , leading to a reduced access resistance. Previously, we have used this technology to demonstrate high performance vertical InAs n-type MOSFETs on Si-substrates [31] , and we here show implementation of InAs/GaSb TFETs utilizing the same technology.
A. FABRICATION
The fabrication starts with growth of a 200-nm-thick n-type (N D ∼ 3 × 10 18 cm −3 ) InAs buffer layer on a Si (111) substrate, which will act as the drain electrode. Through electron beam lithography and thermal evaporation, Au-seed particles with diameters between 30 and 40 nm are defined. Using the Au-seeds as catalysts, MOCVD-based VLS-type of growth is performed, growing a 300-nm-long InAs drain/channel segment followed by 500 nm GaSb source, as shown in Fig. 5(a) . The lower part of the InAs stem was n-type doped using tetraethyltin (TESn), with nominally no doping inside the channel, with estimated doping levels about 10 17 cm −3 . The GaSb segment was uniformly p-doped with diethylzinc (DEZn) to about N A = 10 19 cm −3 . Fig. 5(a) shows a single nanowire, and Fig. 5(b) shows a nanowire array, showing the possibility for controlled position of the nanowires. The difference in length between the nanowires in the arrays and the single nanowire is due to the difference in accessible material for the individual nanowire during growth. After the nanowire growth, the diameters were trimmed by 4 digital etching step, reducing the wire diameter to D = 30 nm for the InAs segment. Directly after the growth, a 1/5 nm Al 2 O 3 /HfO 2 high-k oxide (EOT∼1.4 nm) is deposited using thermal ALD.
After etching the drain mesa for device isolation, a 200-nm-thick organic layer is deposited through a spin-on and ash process, for device planarization and to implement a vertical spacer. A tungsten gate is subsequently deposited through reactive sputtering, where the gate length is set by a second spin-on and dry etch process. In this way, a gateall-around geometry with a gate length of 350 nm is formed on the wires, with a source overlap of roughly 100 nm on the GaSb segment, as shown in Fig. 5(c) . A second planarization layer is added as a gate-source spacer, followed by removal of the high-k on the top of the wires. Drain and source contacts, as well as probing pads are formed through thermal evaporation and lift-off, finalizing the device processing. Fig. 5(d) shows a schematic cross-section of the completed device. While these wires have large diameters, further scaling is feasible. We have previously demonstrated InAs nanowire FETs with diameters down to 15 nm [32] , and further device diameter reduction through digital etching can be applied. Shorter gate-lengths can also be fabricated, for example, through evaporated gates. The key technical challenge for a vertical TFET geometry is the alignment of the gate to the tunneling junction. Fig. 6(a) and (b) shows the measured room temperature charateristics for the vertical InAs/GaSb n-TFET on a Si substrate. A minimum inverse subthreshold slope of ∼ 130 mV/decade is measured at V DS = 50 mV, and a maximum on-current of 5 µA/µm at V DS = V GS = 0.5 V. In the reverse output characteristics, a very weak negative differential resistance is observed for large positive gate voltages with a peak current density J peak = 3.5 kA/cm 2 The on-current is 10-20× lower as compared to lateral devices presented here. We attribute this difference mainly due to a different heterointerface at the GaSb/InAs junction, due to the growth dynamics. This is discussed further in Section V. For V DS = 0.5 V the devices show a larger off-state leakage, and a degraded subthreshold swing, with a minimum value of ∼ 210 mV/decade. Devices without any digital etching steps show substantially larger values for the off-state leakage at V DS = 0.5 V, with a minimum off-current around 1 µA/µm 100 VOLUME 3, NO. and similar on-current as an etched device. The gate leakage current does not influence the transfer characteristics, as shown in Fig. 6(b) . These metrics demonstrate a substantial improvement as compered to previous reported values for the InAs/GaSb nanowire heterojunctions, where the GaSb segment has been grown on the InAs segment [33] .
B. VERTICAL DEVICE RESULTS
V. VERTICAL/LATERAL COMPARISON
Currently, the lateral devices show a similar subthreshold slope as the vertical devices and a larger current density. A key difference in the device performance of the devices presented in this paper can be attributed to growth, as the vertical TFETs are fabricated using an n + InAs buffer layer, acting as part of the source electrode. This requires the nanowire growth of GaSb on top of InAs, which typically introduce an In 1−x Ga x As segment at the heterojunction [33] , leading to a strongly reduced drive current capability. This can explain why the vertical TFET currently shows degraded on-performance as compared with the lateral transistor. However, lateral TFETs processed earlier from such (GaSb on InAs) nanowire devices have shown low I ON = 0.02 µA/μm [33] , demonstrating that the work here is a substantial improvement over earlier results, in spite of the more advanced vertical processing. The reverse heterojunction (InAs on GaSb), has resulted in substantially higher current levels as discussed for the lateral device presented here [9] , [34] , with a similar subthreshold slope. It may serve as a reference level for the possible drive currents. When the nanowires are grown in this direction, the swtching at the heterointerfaces does not introduce any InGaAs barrier, but leads to a In 1−x Sb x As gradient in the active region [35] . For a vertical device integration, this type of growth mode requires either usage of a p + GaSb substrate, or local wrap-type drain contacts around the base of the nanowire. Both approaches add considereable processing challenges.
This comparison shows that vertical nanowire TFETs based on GaSb segments grown on InAs nanowires could provide good drive current capabilities, when the growth dynamics of the heterojunction growth switching is improved.
VI. CONCLUSION
An analytical model for the on-current of a staggered bandgap, 1D nanowire InAs/GaSb-type n-TFET has been developed, which can be used to easily estimate the ideal on-current behavior for a TFET. The first vertical VLS-type InAs/GaSb TFET on Si substrates has also been demonstrated. Substantial improvement in the device performance is expected through growth optimization. The current III-V nanowire technology has been used to demonstrate TFETs with fairly large nanowire diameters, and a direct comparison with 1D models is thus not feasible. However, the vertical nanowire technology is scalable towards the technologically important regime with diameters below D = 10 nm.
